




## N-Channel Enhancement Mode Field Effect Transistor



DFN3.3X3.3

**Product Summary**

- $V_{DS}$  30V
- $I_D$  30A
- $R_{DS(ON)}$  (at  $V_{GS}=10V$ ) <11 mohm
- $R_{DS(ON)}$  (at  $V_{GS}=4.5V$ ) <15 mohm
- 100% UIS Tested
- 100%  $\nabla V_{DS}$  Tested

**General Description**

- Trench Power LV MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low  $R_{DS(ON)}$

**Applications**

- High current load applications
- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply

**Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$  unless otherwise noted)**

Parameter		Symbol	Limit	Unit
Drain-source Voltage		$V_{DS}$	30	V
Gate-source Voltage		$V_{GS}$	$\pm 20$	V
Drain Current	$T_c=25^\circ\text{C}$	$I_D$	30	A
	$T_c=100^\circ\text{C}$		21	
Pulsed Drain Current <sup>A</sup>		$I_{DM}$	115	A
Total Power Dissipation	$T_c=25^\circ\text{C}$	$P_D$	21	W
	$T_c=100^\circ\text{C}$		10.5	
Single Pulse Avalanche Energy <sup>B</sup>		$E_{AS}$	112	mJ
Thermal Resistance Junction-to-Case <sup>C</sup>		$R_{\theta JC}$	7.1	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~+175	$^\circ\text{C}$

**Ordering Information (Example)**

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
LMQ30N03A	F1	Q30N03	5000			13" reel



Leiditech

LMQ30N03A

■ Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}$	$T_J=25^\circ\text{C}$		1	$\mu\text{A}$
			$T_J=55^\circ\text{C}$		5	
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$			$\pm 100$	nA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	1.5	2.5	V
Static Drain-Source On-Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}= 10\text{V}, I_{\text{D}}=15\text{A}$		8.5	11	$\text{m}\Omega$
		$V_{\text{GS}}= 4.5\text{V}, I_{\text{D}}=15\text{A}$		10.5	15	
Diode Forward Voltage	$V_{\text{SD}}$	$I_{\text{S}}=15\text{A}, V_{\text{GS}}=0\text{V}$		0.85	1.2	V
Maximum Body-Diode Continuous Current	$I_{\text{S}}$				30	A
<b>Dynamic Parameters</b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		950		$\text{pF}$
Output Capacitance	$C_{\text{oss}}$			204		
Reverse Transfer Capacitance	$C_{\text{rss}}$			121		
<b>Switching Parameters</b>						
Total Gate Charge	$Q_{\text{g}}$	$V_{\text{GS}}=10\text{V}, V_{\text{DS}}=15\text{V}, I_{\text{D}}=30\text{A}$		28		$\text{nC}$
Gate-Source Charge	$Q_{\text{gs}}$			7		
Gate-Drain Charge	$Q_{\text{gd}}$			5		
Reverse Recovery Charge	$Q_{\text{rr}}$	$I_{\text{f}}=15\text{A}, di/dt=100\text{A/us}$		25		$\text{ns}$
Reverse Recovery Time	$t_{\text{rr}}$			26		
Turn-on Delay Time	$t_{\text{D(on)}}$	$V_{\text{GS}}=10\text{V}, V_{\text{DD}}=20\text{V}, I_{\text{D}}=2\text{A}, R_{\text{L}}=1\Omega, R_{\text{GEN}}=3\Omega$		8		$\text{ns}$
Turn-on Rise Time	$t_{\text{r}}$			15		
Turn-off Delay Time	$t_{\text{D(off)}}$			27		
Turn-off fall Time	$t_{\text{f}}$			7		

A. Pulse Test: Pulse Width  $\leq 300\text{us}$ , Duty cycle  $\leq 2\%$ .B.  $T_J=25^\circ\text{C}$ ,  $V_{\text{DD}}=20\text{V}$ ,  $V_G=10\text{V}$ ,  $L=0.5\text{mH}$ ,  $R_g=25\Omega$ C.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.

## ■ Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. Drain-Source on Resistance








Figure6. Drain-Source on Resistance




### ■ DFN3.3X3.3 Package information



A	B	C	C1
3.25±0.05	3.25±0.05	0.8±0.05	0.2±0.02
C2	D	E	F
0.05Max	1.9±0.1	2.35±0.15	0.45±0.05
G	H	e	
0.3±0.05	0.35±0.05	0.65±0.05	

单位: mm



Shanghai Leiditech Electronic Co.,Ltd  
 Email: sale1@leiditech.com  
 Tel : +86- 021 50828806  
 Fax : +86- 021 50477059