




N and P-Channel Enhancement Mode Power MOSFET



SOT-23-6



Product Summary

NMOS

- V_{DS} 20V
- I_D 5.6A
- $R_{DS(ON)}$ (at $V_{GS}=4.5V$) $<25\text{ mohm}$
- $R_{DS(ON)}$ (at $V_{GS}=2.5V$) $<32\text{ mohm}$
- $R_{DS(ON)}$ (at $V_{GS}=1.8V$) $<49\text{ mohm}$

PMOS

- V_{DS} -20V
- I_D -3.7A
- $R_{DS(ON)}$ (at $V_{GS}=-4.5V$) $<64\text{ mohm}$
- $R_{DS(ON)}$ (at $V_{GS}=-2.5V$) $<80\text{ mohm}$
- $R_{DS(ON)}$ (at $V_{GS}=-1.8V$) $<110\text{ mohm}$

General Description

- Trench Power LV MOSFET technology
- High density cell design for Low $R_{DS(ON)}$
- High Speed switching

Applications

- Wireless charger
- Load switch
- Power management

■ Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	N-Channel	P-Channel	Unit
Drain-source Voltage		V_{DS}	20	-20	V
Gate-source Voltage		V_{GS}	± 10	± 10	V
Drain Current	$T_A=25^\circ\text{C}$ @ Steady State	I_D	5.6	-3.7	A
	$T_A=70^\circ\text{C}$ @ Steady State		4.5	-3.0	
Pulsed Drain Current ^A		I_{DM}	19	-15	A
Total Power Dissipation @ $T_A=25^\circ\text{C}$		P_D	1.3	1.3	W
Thermal Resistance Junction-to-Ambient @ Steady State ^B		$R_{\theta JA}$	96	96	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range		T_J, T_{STG}	-55~+150	-55~+150	$^\circ\text{C}$

■ Ordering Information (Example)

PREFERRED P/N	PACKING CODE	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
LMSC05N02A	F2	C205	3000	30000	120000	7" reel



Leiditech

LMSC05N02A

■ N-MOS Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}, T_c=25^\circ\text{C}$			1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}= \pm 10\text{V}, V_{\text{DS}}=0\text{V}$			± 100	nA
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}}= V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	0.45	0.62	1.0	V
Static Drain-Source On-Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}= 4.5\text{V}, I_{\text{D}}=4.5\text{A}$		19.5	25	$\text{m}\Omega$
		$V_{\text{GS}}= 2.5\text{V}, I_{\text{D}}=3.0\text{A}$		25	32	
		$V_{\text{GS}}= 1.8\text{V}, I_{\text{D}}=2.0\text{A}$		33	49	
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=5.6\text{A}, V_{\text{GS}}=0\text{V}$			1.2	V
Maximum Body-Diode Continuous Current	I_{S}				5.6	A
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{DS}}=10\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		620		pF
Output Capacitance	C_{oss}			114		
Reverse Transfer Capacitance	C_{rss}			64		
Switching Parameters						
Total Gate Charge	Q_{g}	$V_{\text{GS}}=4.5\text{V}, V_{\text{DS}}=10\text{V}, I_{\text{D}}=5.6\text{A}$		7.1		nC
Gate Source Charge	Q_{gs}			1.4		
Gate Drain Charge	Q_{gd}			1.9		
Turn-on Delay Time	$t_{\text{D(on)}}$	$V_{\text{GS}}=4.5\text{V}, V_{\text{DD}}=10\text{V}, R_{\text{L}}=1.5\Omega, R_{\text{GEN}}=3\Omega$		13		ns
Turn-on Rise Time	t_{r}			54		
Turn-off Delay Time	$t_{\text{D(off)}}$			18		
Turn-off Fall Time	t_{f}			11		

A. Pulse Test: Pulse Width $\leq 300\text{us}$, Duty cycle $\leq 2\%$.

B. Device mounted on FR-4 PCB, 1 inch x 0.85 inch x 0.062 inch.



Leiditech

LMSC05N02A

■ P-MOS Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-20			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}}=-20\text{V}, V_{\text{GS}}=0\text{V}, T_c=25^\circ\text{C}$			-1	μA
Gate-Body Leakage Current	I_{GSS}	$V_{\text{GS}}= \pm 10\text{V}, V_{\text{DS}}=0\text{V}$			± 100	nA
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}= V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-0.4	-0.62	-1.0	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}= -4.5\text{V}, I_{\text{D}}=-3.5\text{A}$		49	64	$\text{m}\Omega$
		$V_{\text{GS}}= -2.5\text{V}, I_{\text{D}}=-3.0\text{A}$		59	80	
		$V_{\text{GS}}= -1.8\text{V}, I_{\text{D}}=-2.0\text{A}$		79	95	
Diode Forward Voltage	V_{SD}	$I_{\text{S}}=-3.7\text{A}, V_{\text{GS}}=0\text{V}$		-0.8	-1.2	V
Maximum Body-Diode Continuous Current	I_{S}				-3.7	A
Dynamic Parameters						
Input Capacitance	C_{iss}	$V_{\text{DS}}=-10\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		550		pF
Output Capacitance	C_{oss}			89		
Reverse Transfer Capacitance	C_{rss}			65		
Switching Parameters						
Total Gate Charge	Q_g	$V_{\text{GS}}=-4.5\text{V}, V_{\text{DS}}=-10\text{V}, I_{\text{D}}=-3.7\text{A}$		4.3		nC
Gate Source Charge	Q_{gs}			0.8		
Gate Drain Charge	Q_{gd}			1.1		
Turn-on Delay Time	$t_{\text{D}(\text{on})}$	$V_{\text{GS}}=-4.5\text{V}, V_{\text{DD}}=-10\text{V}, I_{\text{D}}=-3.7\text{A}, R_{\text{GEN}}=2.5\Omega$		12		ns
Turn-on Rise Time	t_r			54		
Turn-off Delay Time	$t_{\text{D}(\text{off})}$			15		
Turn-off Fall Time	t_f			9		

C. Pulse Test: Pulse Width $\leqslant 300\text{us}$, Duty cycle $\leqslant 2\%$.

D. Device mounted on FR-4 PCB, 1 inch x 0.85 inch x 0.062 inch.

N-MOS Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. Drain-Source on Resistance




Figure6. Drain-Source on Resistance

N-MOS Typical Performance Characteristics




Figure7. Safe Operation Area




Figure8. Switching wave

P-MOS Typical Performance Characteristics




Figure1. Output Characteristics




Figure2. Transfer Characteristics




Figure3. Capacitance Characteristics




Figure4. Gate Charge




Figure5. Drain-Source on Resistance




Figure6. Drain-Source on Resistance

P-MOS Typical Performance Characteristics




Figure7. Safe Operation Area






Figure8. Switching wave

■ SOT23-6 Package information



技术要求:

- 1.树脂体不应有崩裂、缺损等缺陷;
- 2.未注公差:±0.050;
- 3.树脂上下部X、Y方向偏差不超过0.08MAX;
- 4.胶体两端留废胶总和宽度不超过0.30;
- 5.所有单位为mm;

Shanghai Leiditech Electronic Co.,Ltd
Email: sale1@leiditech.com
Tel : +86- 021 50828806
Fax : +86- 021 50477059